


Features

- AS7C4096 (5V version)
- AS7C34096 (3.3V version)
- Industrial and commercial temperature
- Organization: 524,288 words × 8 bits
- Center power and ground pins
- High speed
- 10/12/15/20 ns address access time
- 5/6/7/8 ns output enable access time
- Low power consumption: ACTIVE
 - 1375 mW (AS7C4096) / max @ 12 ns
 - 468 mW (AS7C34096) / max @ 12 ns

- Low power consumption: STANDBY
 - 110 mW (AS7C4096) / max CMOS
 - 72 mW (AS7C34096) / max CMOS
- Equal access and cycle times
- Easy memory expansion with \overline{CE} , \overline{OE} inputs
- TTL-compatible, three-state I/O
- JEDEC standard packages
- 400 mil 36-pin SOJ
- 44-pin TSOP 2
- ESD protection \geq 2000 volts
- Latch-up current \geq 200 mA


Logic block diagram



Pin arrangement

36-pin SOJ (400 mil)

44-pin TSOP 2



Selection guide

		AS7C34096 -10	AS7C4096 AS7C34096 -12	AS7C4096 AS7C34096 -15	AS7C4096 AS7C34096 -20	Unit
Maximum address access time		10	12	15	20	ns
Maximum output enable access time		5	6	7	9	ns
Maximum operating	AS7C4096	_	250	220	180	mA
current	AS7C34096	160	130	110	100	mA
Maximum CMOS standby	AS7C4096	_	20	20	20	mA
current	AS7C34096	20	20	20	20	mA

P. 1 of 9

Functional description

The AS7C4096 and AS7C34096 are high-performance CMOS 4,194,304-bit Static Random Access Memory (SRAM) devices organized as 524,288 words \times 8 bits. They are designed for memory applications where fast data access, low power, and simple interfacing are desired.

Equal address access and cycle times (t_{AA} , t_{RC} , t_{WC}) of 10/12/15/20 ns with output enable access times (t_{OE}) of 5/6/7/8 ns are ideal for high-performance applications. The chip enable input \overline{CE} permits easy memory expansion with multiple-bank memory systems.

When $\overline{\text{CE}}$ is high the device enters standby mode. The AS7C4096 is guaranteed not to exceed 110 mW power consumption in CMOS standby mode.

A write cycle is accomplished by asserting write enable (\overline{WE}) and chip enable (\overline{CE}). Data on the input pins I/O1–I/O8 is written on the rising edge of \overline{WE} (write cycle 1) or \overline{CE} (write cycle 2). To avoid bus contention, external devices should drive I/O pins only after outputs have been disabled with output enable (\overline{OE}) or write enable (\overline{WE}).

A read cycle is accomplished by asserting output enable (\overline{OE}) and chip enable (\overline{CE}), with write enable (\overline{WE}) high. The chip drives I/O pins with the data word referenced by the input address. When either chip enable or output enable is inactive, or write enable is active, output drivers stay in high-impedance mode.

All chip inputs and outputs are TTL-compatible, and operation is from a single supply voltage. Both devices are available in the industry standard 400-mil 36-pin SOJ and 44-pin TSOP 2 packages.

Absolute maximum ratings

Parameter	Device	Symbol	Min	Max	Unit
Voltage on V _{CC} relative to GND	AS7C4096	V _{t1}	-1	+7.0	V
Voltage off V _{CC} relative to GIVD	AS7C34096	V _{t1}	-0.5	+5.0	V
Voltage on any pin relative to GND		V _{t2}	-0.5	V _{CC} +0.5	V
Power dissipation		P _D	-	1.0	W
Storage temperature (plastic)		T _{stg}	-65	+150	°C
Temperature with V_{CC} applied		T _{bias}	-55	+125	°C
DC current unto output (low)		I _{OUT}	-	20	mA

NOTE: Stresses greater than those listed under *Absolute Maximum Ratings* may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions outside those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Truth table

CE	WE	OE	Data	Mode
Н	Х	Х	High Z	Standby (I _{SB} , I _{SB1})
L	Н	Н	High Z	Output disable (I _{CC})
L	Н	L	D _{OUT}	Read (I _{CC})
L	L	Х	D_{IN}	Write (I _{CC})

Key: X = Don't care, L = Low, H = High



Recommended operating condition

Parame	ter	Device	Symbol	Min	Nominal	Max	Unit
		AS7C4096	V _{CC} (12/15/20)	4.5	5.0	5.5	V
Supply voltage		AS7C34096	V _{CC} (-10)	3.15	3.30	3.6	V
		AS7C34096	V _{CC} (12/15/20)	3.0	3.3	3.6	V
		AS7C4096	V _{IH}	2.2	_	$V_{CC} + 0.5$	V
Input voltage		AS7C34096	V _{IH}	2.0	_	$V_{CC} + 0.5$	V
			V _{IL}	-0.5†	_	0.8	V
Ambient operating commercial			T _A	0	_	70	°C
temperature industrial			T _A	-40	_	85	°C

 † V_{IL} min = -3.0V for pulse width less than $t_{RC}/2.$

DC operating characteristics (over the operating range) I

				-	10	_	12	_	15	-1	20	
Parameter	Symbol	Test conditions	Device	Min	Max	Min	Max	Min	Max	Min	Max	Unit
Input leakage current	$ I_{LI} $	$V_{CC} = Max$, $V_{IN} = GND$ to V_{CC}		_	1	_	1	_	1	_	1	μΑ
Output leakage current	$ I_{LO} $	$V_{CC} = Max, \overline{CE} = V_{IH}$ $V_{OUT} = GND \text{ to } V_{CC}$		_	1	_	1	_	1	_	1	μΑ
Operating		$V_{CC} = Max, \overline{CE} < V_{IL}$	AS7C4096		_	_	250	_	220	_	180	mA
power supply current	I _{CC}	$f = f_{Max}, I_{OUT} = 0mA$	AS7C34096	-	160	Ι	130	Ι	110	Ι	100	
	I _{SB}	$V_{CC} = Max, \overline{CE} = V_{IH}$	AS7C4096	-	-	-	60	-	60	-	60	mA
Standby		$f = f_{Max}$, $I_{OUT} = 0mA$	AS7C34096	-	60	-	60	-	60	-	60	шл
power supply		$V_{\rm CC} = Max$,	AS7C4096	-	-	-	20	-	20	-	20	
current	I_{SB1}	$\overline{\text{CE}} \ge \text{V}_{\text{CC}} - 0.2\text{V}, \text{V}_{\text{IN}} \le 0.2\text{V or } \text{V}_{\text{IN}} \ge \\ \text{V}_{\text{CC}} - 0.2\text{V}, \text{ f} = 0$	AS7C34096	_	20	_	20	_	20	_	20	mA
Output	V _{OL}	$I_{OL} = 8 \text{ mA}, V_{CC} = \text{Min}$		_	0.4	_	0.4	-	0.4	-	0.4	V
voltage	V _{OH}	$I_{OH} = -4 \text{ mA}, V_{CC} = \text{Min}$		2.4	-	2.4	-	2.4	_	2.4	_	V

Capacitance (f = 1MHz, $T_a = 25^{\circ}$ C, $V_{CC} = \text{NOMINAL})^2$


Parameter	Symbol	Signals	Test conditions	Max	Unit
Input capacitance	C _{IN}	A, <u>CE</u> , <u>WE</u> , <u>OE</u>	$V_{IN} = 0V$	5	pF
I/O capacitance	C _{I/O}	I/O	$V_{IN} = V_{OUT} = 0V$	7	pF




Read cycle (over the operating range)^{3,9}

		-10		_	12	-15		-20			
Parameter	Symbol	Min	Max	Min	Max	Min	Max	Min	Max	Unit	Notes
Read cycle time	t _{RC}	10	-	12	_	15	-	20	-	ns	
Address access time	t _{AA}	_	10	_	12	-	15	_	20	ns	3
Chip enable (\overline{CE}) access time	t _{ACE}	_	10	_	12	-	15	_	20	ns	3
Output enable (\overline{OE}) access time	t _{OE}	_	5	_	6	-	7	_	8	ns	
Output hold from address change	t _{OH}	3	-	3	_	3	-	3	-	ns	5
$\overline{\text{CE}}$ Low to output in low Z	t _{CLZ}	3	-	3	_	0	-	0	-	ns	4,5
CE High to output in high Z	t _{CHZ}	-	5	-	6	-	7	-	9	ns	4,5
\overline{OE} Low to output in low Z	t _{OLZ}	0	-	0	-	0	-	0	-	ns	4,5
OE High to output in high Z	t _{OHZ}	_	5	_	6	_	7	_	9	ns	4,5
Power up time	t _{PU}	0	_	0	_	0	-	0	-	ns	4,5
Power down time	t _{PD}	—	10	-	12	-	15	-	20	ns	4,5


Key to switching waveforms



Read waveform 1 (address controlled)^{3,6,7,9}



Read waveform 2 (\overline{CE} , \overline{OE} controlled)^{3,6,8,9}







-10 -15 -20 -12 Parameter Symbol Min Max Min Max Min Max Min Max Unit Notes Write cycle time 10 12 15 20 _ _ _ _ ns t_{WC} Chip enable (\overline{CE}) to write end 7 10 8 12 t_{CW} _ _ _ _ ns Address setup to write end 7 8 10 12 _ _ _ _ ns t_{AW} Address setup time 0 _ 0 _ 0 _ 0 _ ns t_{AS} Write pulse width ($\overline{OE} = high$) 7 10 12 8 t_{WP1} _ _ _ _ ns Write pulse width ($\overline{OE} = low$ 15 20 10 _ 12 _ _ _ ns t_{WP2} Address hold from end of write 0 0 0 0 ns _ $t_{\rm AH}$ — _ — Data valid to write end 5 _ 6 7 _ 9 _ _ ns t_{DW} Data hold time 0 0 0 0 4,5 t_{DH} — _ — ns Write enable to output in high Z 4,5 0 5 0 6 0 7 0 9 ns t_{WZ} Output active from write end 3 _ 3 _ 3 _ 3 _ ns 4,5 $t_{\rm OW}$

Write cycle (over the operating range)^{II}

Write waveform 1 (WE controlled)^{10,11}



Write waveform 2 (CE controlled)^{10,11}



Thevenin equivalent:

• +1.728V

168W

~^/


D_{OUT} •



+ 5 V

AC test conditions

- Output load: see Figure B or Figure C.
- Input pulse level: GND to 3.0V. See Figures A, B, and C.
- Input rise and fall times: 2 ns. See Figure A.
- Input and output timing reference levels: 1.5V.




Notes

- During V_{CC} power-up, a pull-up resistor to V_{CC} on \overline{CE} is required to meet I_{SB} specification. 1
- This parameter is sampled, but not 100% tested. 2
- For test conditions, see AC Test Conditions. 3
- 4 t_{CLZ} and t_{CHZ} are specified with C_L = 5pF as in Figure C. Transition is measured ±500 mV from steady-state voltage.
- 5 This parameter is guaranteed, but not tested.
- WE is HIGH for read cycle. 6
- $\overline{\text{CE}}$ and $\overline{\text{OE}}$ are LOW for read cycle. 7
- Address valid prior to or coincident with $\overline{\text{CE}}$ transition Low. 8
- 9 All read cycle timings are referenced from the last valid address to the first transitioning address.
- 10 CE or WE must be HIGH during address transitions. Either CE or WE asserting high terminates a write cycle.
- 11 All write cycle timings are referenced from the last valid address to the first transitioning address.
- 12 Not applicable.
- 13 C = 30 pF, except at high Z and low Z parameters, where C = 5 pF.




Typical DC and AC characteristics ¹²




AS7C4096 AS7C34096

Package dimensions



	44-pin TSOP 2							
	Min(mm)	Max(mm)						
А		1.2						
A_1	0.05	0.15						
A ₂	0.95	1.05						
b	0.30	0.45						
С	0.15	(typical)						
d	18.28	18.54						
E ₁	10.03	10.16						
Е	11.56	11.96						
e	0.80 (typical)							
L	0.40	0.60						



	36-pin SOJ 400							
	Min(mils)	Max(mils)						
А	.128	0.148						
A_1	0.027	-						
A ₂	0.102	2 NOM						
b	0.015	0.020						
b_1	0.026	0.032						
С	0.007	0.013						
D	.920	.930						
е	0.045	0.055						
Е	0.400 NOM							
Е	0.435	0.445						



Ordering codes

Package	Version	10 ns	12 ns	15 ns	20 ns
	5V commercial	NA	AS7C4096-12JC	AS7C4096-15JC	AS7C4096-20JC
SOJ	5V industrial	NA	AS7C4096-12JI	AS7C4096-15JI	AS7C4096-20JI
50)	3.3V commercial	AS7C34096-10JC	AS7C34096-12JC	AS7C34096-15JC	AS7C34096-20JC
	3.3V industrial	NA	AS7C34096-12JI	AS7C34096-15JI	AS7C34096-20JI
	5V commercial	NA	AS7C4096-12TC	AS7C4096-15TC	AS7C4096-20TC
TSOP 2	5V industrial	NA	AS7C4096-12TI	AS7C4096-15TI	AS7C4096-20TI
1501 2	3.3V commercial	AS7C34096-10TC	AS7C34096-12TC	AS7C34096-15TC	AS7C34096-20TC
	3.3V industrial	NA	AS7C34096-12TI	AS7C34096-15TI	AS7C34096-20TI

NA: not available.

Part numbering system

AS7C	Х	4096	-XX	J, T	Х
SRAM prefix	Voltage: Blank =5V CMOS 3 = 3.3V CMOS	Device number	Access time	J: 400-mil SOJ	Temperature ranges: C: Commercial, 0° C to 70° C I: Industrial, -40° C to 85° C

7/16/01; v.1.4

Alliance Semiconductor

P.9 of 9

© Copyright Alliance Semiconductor Corporation. All rights reserved. Our three-point logo, our name and Intelliwatt are trademarks or registered trademarks of Alliance. All other brand and product names may be the trademarks of their respective companies. Alliance reserves the right to make changes to this document and its products at any time without notice. Alliance assumes no responsibility for any errors that may appear in this document. The data contained herein represents Alliance's best data and/or estimates at the time of issuance. Alliance reserves the right to make changes to these specifications are possible. The information in this product data sheet is intended to be general descriptive information for potential customers and users, and is not intended to operate as, or provide, any guarantee or warrantee to any user or customer. Alliance does not assume any responsibility or liability arising out of the application or use of any product described herein, and disclaims any express or implied warranties related to the sale and/or use of Alliance products including liability or warranties related to filence's Terms and Conditions of Sale (which are available from Alliance). All sales of Alliance products are made exclusively according to Alliance's Terms and Conditions of Sale. The purchase of products for use as critical components in life-supporting systems where a malfunction or failure may reasonably be expected to result in significant injury to the user, and the inclusion of Alliance products in such life-supporting systems where a malfunction or failure may reasonably be expected to result in significant changes to the inclusion of Alliance products in such life-supporting systems and rest.