# FAIRCHILD

SEMICONDUCTOR

# CD4047BC Low Power Monostable/Astable Multivibrator

# **General Description**

The CD4047B is capable of operating in either the monostable or astable mode. It requires an external capacitor (between pins 1 and 3) and an external resistor (between pins 2 and 3) to determine the output pulse width in the monostable mode, and the output frequency in the astable mode.

Astable operation is enabled by a high level on the astable input or low level on the astable input. The output frequency (at 50% duty cycle) at Q and  $\overline{Q}$  outputs is determined by the timing components. A frequency twice that of Q is available at the Oscillator Output; a 50% duty cycle is not guaranteed.

Monostable operation is obtained when the device is triggered by LOW-to-HIGH transition at + trigger input or HIGH-to-LOW transition at - trigger input. The device can be retriggered by applying a simultaneous LOW-to-HIGH transition to both the + trigger and retrigger inputs.

A high level on Reset input resets the outputs Q to LOW,  $\overline{\mathsf{Q}}$  to HIGH.

#### Features

- Wide supply voltage range: 3.0V to 15V
- High noise immunity: 0.45 V<sub>DD</sub> (typ.)
- Low power TTL compatibility: Fan out of 2 driving 74L or 1 driving 74LS

#### SPECIAL FEATURES

- Low power consumption: special CMOS oscillator configuration
- Monostable (one-shot) or astable (free-running) operation

- True and complemented buffered outputs
- Only one external R and C required

#### MONOSTABLE MULTIVIBRATOR FEATURES

- Positive- or negative-edge trigger
- Output pulse width independent of trigger pulse duration

October 1987

Revised May 1999

- Retriggerable option for pulse width expansion
- Long pulse widths possible using small RC components by means of external counter provision
- Fast recovery time essentially independent of pulse width
- Pulse-width accuracy maintained at duty cycles approaching 100%

#### ASTABLE MULTIVIBRATOR FEATURES


- Free-running or gatable operating modes
- 50% duty cycle
- Oscillator output available
- Good astable frequency stability typical=  $\pm 2\% + 0.03\%^{\circ}$ C @ 100 kHz frequency=  $\pm 0.5\% + 0.015\%^{\circ}$ C @ 10 kHz deviation (circuits trimmed to frequency V<sub>DD</sub> = 10V  $\pm 10\%$ )

#### Applications

- Frequency discriminators
- Timing circuits
- Time-delay applications
- Envelope detection
- Frequency multiplication
- Frequency division

# Ordering Code:

Order Number	Package Number	Package Description
CD4047BCM	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-120, 0.150" Narrow
D4047BCN	N14A	14-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300" Wide
Jevices also available	in Tape and Reel. Specity	by appending the suffix letter "X" to the ordering code.




# **Function Table**


	Ter	minal Connecti	ons	Output Pulse	Typical Output
Function	To V <sub>DD</sub>	To V <sub>SS</sub>	Input Pulse	From	Period or
			То		Pulse Width
Astable Multivibrator					
Free-Running	4, 5, 6, 14	7, 8, 9, 12		10, 11, 13	t <sub>A</sub> (10, 11) = 4.40 RC
True Gating	4, 6, 14	7, 8, 9, 12	5	10, 11, 13	t <sub>A</sub> (13) = 2.20 RC
Complement Gating	6, 14	5, 7, 8, 9, 12	4	10, 11, 13	
Monostable Multivibrator					
Positive-Edge Trigger	4, 14	5, 6, 7, 9, 12	8	10, 11	
Negative-Edge Trigger	4, 8, 14	5, 7, 9, 12	6	10, 11	t <sub>M</sub> (10, 11) = 2.48 RC
Retriggerable	4, 14	5, 6, 7, 9	8, 12	10, 11	
External Countdown (Note 1)	14	5, 6, 7, 8, 9, 12	Figure 1	Figure 1	Figure 1

Note 1: External resistor between terminals 2 and 3. External capacitor between terminals 1 and 3.

# **Typical Implementation of External Countdown Option**



www.fairchildsemi.com



www.fairchildsemi.com

CD4047BC

#### Absolute Maximum Ratings(Note 2) (Note 3)

(	
DC Supply Voltage (V <sub>DD</sub> )	$-0.5V$ to $+18V_{DC}$
Input Voltage (V <sub>IN</sub> )	–0.5V to $V_{DD}$ +0.5V $_{DC}$
Storage Temperature Range $(T_S)$	-65°C to +150°C
Power Dissipation (P <sub>D</sub> )	
Dual-In-Line	700 mW
Small Outline	500 mW
Lead Temperature (TL)	
(Soldering, 10 seconds)	260°C

# Recommended Operating Conditions (Note 3)

DC Supply Voltage (V <sub>DD</sub> )	$3V$ to $15V_{DC}$
Input Voltage (V <sub>IN</sub> )	0 to $V_{DD} V_{DC}$
Operating Temperature Range (T <sub>A</sub> )	$-40^{\circ}C$ to $+85^{\circ}C$

Note 2: "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the devices should be operated at these limits. The table of "Recommended Operating Conditions" and "Electrical Characteristics" provides conditions for actual device operation.


Note 3:  $V_{SS} = 0V$  unless otherwise specified.

# DC Electrical Characteristics (Note 3)

Symbol	Parameter	Conditions	-4	0°C		25°C		85	°C	Units
Symbol	Parameter	Conditions	Min	Max	Min	Тур	Max	Min	Max	Units
I <sub>DD</sub>	Quiescent Device Current	$V_{DD} = 5V$		20			20		150	μA
		$V_{DD} = 10V$		40			40		300	μΑ
		$V_{DD} = 15V$		80			80		600	μA
V <sub>OL</sub>	LOW Level Output Voltage	I <sub>O</sub>   < 1 μA								
		$V_{DD} = 5V$		0.05		0	0.05		0.05	V
		$V_{DD} = 10V$		0.05		0	0.05		0.05	V
		$V_{DD} = 15V$		0.05		0	0.05		0.05	V
V <sub>OH</sub>	HIGH Level Output Voltage	I <sub>0</sub>   < 1 μA								
		$V_{DD} = 5V$	4.95		4.95	5		4.95		V
		$V_{DD} = 10V$	9.95		9.95	10		9.95		V
		$V_{DD} = 15V$	14.95		14.95	15		14.95		V
VIL	LOW Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$		1.5		2.25	1.5		1.5	V
		$V_{DD} = 10V$ , $V_O = 1V$ or $9V$		3.0		4.5	3.0		3.0	V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$		4.0		6.75	4.0		4.0	V
VIH	HIGH Level Input Voltage	$V_{DD} = 5V, V_{O} = 0.5V \text{ or } 4.5V$	3.5		3.5	2.75		3.5		V
		$V_{DD} = 10V$ , $V_O = 1V$ or $9V$	7.0		7.0	5.5		7.0		V
		$V_{DD} = 15V, V_{O} = 1.5V \text{ or } 13.5V$	11.0		11.0	8.25		11.0		V
I <sub>OL</sub>	LOW Level Output Current	$V_{DD} = 5V, V_{O} = 0.4V$	0.52		0.44	0.88		0.36		mA
	(Note 4)	$V_{DD} = 10V, V_{O} = 0.5V$	1.3		1.1	2.25		0.9		mA
		$V_{DD} = 15V, V_{O} = 1.5V$	3.6		3.0	8.8		2.4		mA
I <sub>OH</sub>	HIGH Level Output Current	$V_{DD} = 5V, V_{O} = 4.6V$	-0.52		-0.44	-0.88		-0.36		mA
	(Note 4)	$V_{DD} = 10V, V_{O} = 9.5V$	-1.3		-1.1	-2.25		-0.9		mA
		$V_{DD} = 15V, V_{O} = 13.5V$	-3.6		-3.0	-8.8		-2.4		mA
I <sub>IN</sub>	Input Current	$V_{DD} = 15V, V_{IN} = 0V$		-0.3		-10 <sup>-5</sup>	-0.3		-1.0	μΑ
		$V_{DD} = 15V, V_{IN} = 15V$		0.3		10 <sup>-5</sup>	0.3		1.0	μΑ


Note 4: I<sub>OH</sub> and I<sub>OL</sub> are tested one output at a time.


ns ns ns ns ns ns ns ns ns ns	400 200 160 900 500 400 1200 600 480	200 100 80 550 250 200 700	$V_{DD} = 5V$		
ns ns ns ns ns ns ns ns	160 900 500 400 1200 600	80 550 250 200		Propagation Delay Time Astable,	<sub>PHL</sub> , t <sub>PLH</sub>
ns ns ns ns ns ns ns	900 500 400 1200 600	550 250 200	$V_{DD} = 10V$	Astable to Osc Out	
ns ns ns ns ns ns	500 400 1200 600	250 200	$V_{DD} = 15V$		
ns ns ns ns ns	400 1200 600	200	$V_{DD} = 5V$	Astable, Astable to Q, Q	PHL, t <sub>PLH</sub>
ns ns ns ns ns	1200 600		$V_{DD} = 10V$		
ns ns ns	600	700	V <sub>DD</sub> = 15V		
ns ns			$V_{DD} = 5V$	+ Trigger, – Trigger to Q	PHL, t <sub>PLH</sub>
ns	480	300	$V_{DD} = 10V$		
		240	V <sub>DD</sub> = 15V		
ns	600	300	$V_{DD} = 5V$	+ Trigger, Retrigger to Q	PHL, <sup>t</sup> PLH
	300	175	$V_{DD} = 10V$		
ns	250	150	V <sub>DD</sub> = 15V		
ns	600	300	$V_{DD} = 5V$	Reset to Q, Q	t <sub>PHL</sub> , t <sub>PLH</sub>
ns	250	125	V <sub>DD</sub> = 10V		
	200	100	$V_{DD} = 15V$		
	200	100	$V_{DD} = 5V$	Transition Time Q Q Osc Out	τωι. <b>t</b> τι υ
ns	100	50	V <sub>DD</sub> = 10V		
ns	80				
				Minimum Input Pulse Duration	wi, twn
ns ns	1000	500	$V_{DD} = 5V$		
ns	400	200	$V_{DD} = 10V$		
ns	320	160	$V_{DD} = 15V$		
μs	15		$V_{DD} = 5V$	+ Trigger, Retrigger, Rise and	RCL, t <sub>FCL</sub>
μs	5		$V_{DD} = 10V$	Fall Time	
μs	5		$V_{DD} = 15V$		
pF	7.5	5	Any Input		
)	200 100 80 1000 400 320 15 5 5 5	100 50 40 500 200 160	$V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ Any Input $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$ $V_{DD} = 5V$ $V_{DD} = 5V$ $V_{DD} = 10V$ $V_{DD} = 15V$	+ Trigger, Retrigger, Rise and	t <sub>THL</sub> , t <sub>TLH</sub>




www.fairchildsemi.com

6





www.fairchildsemi.com



Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.