Hand-out Sheet Digital Circuit Design – Lecture 1

name	matriculation number	study course

To be filled in by the supervisor:

supervisor	date	exercise1	exercise2	exercise3	exercise4

${\bf Circuit}$

VHDL description for synthesis (only signal assignments)

Truth table

input values of the switches	manually calculated	simulation	output during test